

Patent Assignment Abstract of Title

Total Assignments: 1

Application #: 10023309 **Filing Dt:** 12/15/2001

Patent #: NONE

Issue Dt:

PCT #: NONE

Publication #: US20030138062

Pub Dt: 07/24/2003

Inventor: Gary Smith

Title: Image reject circuit using sigma-delta conversion

Assignment: 1

Reel/Frame: 012396 /
0739

Received:
12/31/2001

Recorded:
12/15/2001

Mailed:
02/19/2002

Pages:
4

Conveyance: ASSIGNMENT OF ASSIGNEES INTEREST (SEE DOCUMENT FOR DETAILS).

Assignor: SMITH, GARY

Exec Dt: 12/15/2001

Assignee: TROPIAN INC.

ATTENTION PATENT COUNSEL
20813 STEVENS CREEK BLVD.
CUPERTINO, CALIFORNIA 95014

Correspondent: TROPIAN INC.

ATTENTION PATENT COUNSEL
20813 STEVENS CREEK BLVD.,
CUPERTINO, CA 95014

Search Results as of: 7/4/2006 4:46:16 P.M.

If you have any comments or questions concerning the data displayed, contact OPR / Assignments at 571-272-3350
Web interface last modified: Mar 14, 2006 v.1.9

Inventor Name Search

done

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L3	23	down near2 conver\$4 same (i or q or in\$2phase or quadrature\$1) and xor\$1 and resistor\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:42
L4	2	down near2 conver\$4 same (i or q or in\$2phase or quadrature\$1) same logic near3 gate\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:43
L5	1	logic\$1 with (exclusive adj or\$1 or xor\$1) same (serial near2 bit\$2) same (baseband\$1 or base adj1 band\$1)	US-PGPUB; USPAT; USOCR	OR	OFF	2006/07/04 16:43
L6	9	(mix\$4 or downconver\$4 or (down adj conver\$4)) with resist\$4 with (i or inphase or (in adj phase)) with quadrature\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:44
L7	14	(exclusive adj or\$1 or xor\$1) with (mix\$4 or combin\$4) same (down\$2conver\$4 or (down near2 conver\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:50
L8	55	(exclusive adj or\$1 or xor\$1) with (mix\$4 or combin\$4) same (down\$2conver\$4 or (down near2 conver\$4) or sine\$1 or cosine\$1)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:51
L9	4	(serial near2 bit\$1) same logic\$1 same (downconver\$5 or (down adj conver\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:53
L10	73	(sin\$2 or cos\$4) near2 table\$1 with oscillat\$4	US-PGPUB; USPAT; USOCR	OR	OFF	2006/07/04 16:53
L15	371	(down\$1 or sigma\$1) near4 conver\$5 same (in\$2phase\$1 or I\$1 or quadrature\$1 or Q\$1) same image\$1 near3 reject\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:56
L16	1	(down\$1 or sigma\$1) near4 conver\$5 same (in\$2phase\$1 or I\$1 or quadrature\$1 or Q\$1) same image\$1 near3 reject\$4 same logic\$2 near3 gate\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2006/07/04 16:57